1. Introduction {#sec1}
===============

Silicon photonics has become a firmly established technology, both in the fields of data communications and in biomedical sensing. The sensing application relies on resonant nanostructures such as microrings and photonic crystals. Microring resonators have demonstrated limits of detection down to 10^−7^ RIU (refractive index units) \[[@r1]\], and they have seen commercial success as a healthcare diagnostic tool \[[@r2]\]. Photonic crystals \[[@r3]--[@r5]\] can detect molecular monolayers with masses in the low femtogram range \[[@r5]\].

Despite the extensive use of silicon in optical biosensors, to our knowledge, there is no study on its stability in standard cell culture medium (CCM). CCM is one of the most commonly used environments in biological and medical research. Moreover, with the development of multiple sensors arrayed on a single chip \[[@r6]\], combined electro-photonic sensors \[[@r7]\], and fibre-tip sensors that can be inserted into cells \[[@r8]\], biosensing *in vitro* or even *in vivo* is becoming a realistic possibility, and the stability of silicon in a live cell environment is becoming an important question. Stability is therefore not only a concern for the integrity of the photonic structures, but also for the viability of cells in the presence of silicon-based byproducts produced upon degradation.

In this paper, we demonstrate the drastic effect of the CCM on silicon: following a typical cell culture period of 4 days, up to 85% of the 220 nm thick device layer on silcon-on-insulator (SOI) is etched away (see [fig. 1](#g001){ref-type="fig"}). This degree of etching clearly makes a waveguide-based optical sensor unuseable; moreover, even the very small thickness change incurred over a few hours would already be noticeable, especially given the extreme sensitivities of these sensors to refractive index changes. After analysing the etching of silicon by the CCM, we first employ a simple solution to prevent the etching by passivating the silicon with a thin (\< 10 nm) thermal oxide layer (see [fig. 1](#g001){ref-type="fig"}). Silicon oxide has previously been reported as a passivation layer for silicon devices in aqueous environments \[[@r9], [@r10]\]. Secondly, we show that the SOI etching rate can be greatly reduced by improving the pH buffering of the CCM.

![Photograph of SOI samples after being incubated in CCM for 96 hours. The samples have been treated with a thermal oxide film for protection, with oxide thickness increasing from left to right. The samples on the left have been etched significantly and changed their colour, while the samples on the right are untouched and retain their original colours.](boe-8-6-2924-g001){#g001}

2. Materials and methods {#sec2}
========================

2.1. Materials used {#sec2-1}
-------------------

The optical material used here is silicon-on-insulator (SOI, Soitec, France), with a nominal device layer thickness (*t~dev~*) of 220 nm and a buried oxide layer thickness of ∼ 2000 nm. This value of *t~dev~* is commonly used in the community, being designed to support single-mode operation at 1550 nm wavelength. All SOI samples were cleaved from the same section of a wafer to minimise variation between samples, and were cleaned in acetone and isopropanol alcohol in an ultrasonic bath.

For the degradation tests, we used two of the most common types of CCM: DMEM (Dulbecco's modified Eagle medium, Thermo Fisher Scientific, 41966029), which we refer to as "medium A" and RPMI 1640 (Roswell Park Memorial Institute medium, Thermo Fisher Scientific, 31870025), "medium B". These are basal media containing nutrients, salts, hormones and growth factors to promote cell viability. Like many CCMs, they have a sodium bicarbonate pH buffer system, designed for use in an elevated CO~2~ atmosphere. The bicarbonate ions balance dissolved CO~2~ from the atmosphere to maintain a pH of 7.4 at 5--10% CO~2~ \[[@r11]\]. All samples were sterilised in a 70% ethanol:water solution before being added to petri dishes containing CCM and placed in a cell culture incubator at 37°C and 5% CO~2~.

2.2. Thermal oxidation of SOI {#sec2-2}
-----------------------------

For the thermal oxidation of SOI, we used a barrel furnace (Carbolite, MTF 12/50/400) with a dry atmosphere and a flow of 0.5 sccm of oxygen. The oxidation time was fixed at 10 minutes for all samples, while the furnace temperature was varied to control the oxide thickness. Control samples were retained that did not undergo thermal oxidation. The native oxide on the SOI was not removed from any of the samples.

2.3. Determination of the SOI device layer thickness (*t~dev~*) {#sec2-3}
---------------------------------------------------------------

We employ reflectometry to determine the device layer thickness, *t~dev~*. Given an accurate knowledge of the complex refractive index of the materials involved (Si and SiO~2~), a measured reflectance spectrum is readily compared to a lookup table containing simulated reflectance spectra with different *t~dev~*. For the simulations, we employed rigorous coupled-wave analysis (RCWA) \[[@r12]\], implemented in MATLAB. Refractive index data for Si were obtained from \[[@r13]\], while for SiO~2~ it was set to 1.47, as it varies only slightly over our wavelength range of interest, and is in good agreement with typical values found in the literature. For the measurements, we used a simple reflectometer setup, which enables the reflectance spectrum to be obtained from a ∼ 100 *μm* spot on the sample with a Thorlabs CCS175 spectrometer. Due to non-uniform etching by the CCM, reflectance spectra were measured at multiple locations across each sample.

After measuring a reflectance spectrum, it is matched to a simulated reflectance spectrum by identifying the value of *t~dev~* that minimises the root-mean-square error (RMSE) between the two curves. We used data in the wavelength range 550--850 nm. [Figure 2(a)](#g002){ref-type="fig"} shows a measured spectrum (orange) with the best-matching simulated curve (blue dashes). [Figure 2(b)](#g002){ref-type="fig"} shows the RMSE between the measurement and the simulation for a range of values of *t~dev~*. The RMSE is clearly minimised at *t~dev~* = 221 nm, in excellent agreement with the quoted value of 220nm.

![(a) Comparison between a measured reflectance spectrum (orange) and a simulation (blue) of SOI with *t~dev~* = 221 nm. (b) Plot of the RMSE between the measured curve in (a) and the simulation for different values of *t~dev~*. The best match corresponds to *t~dev~* = 221 nm, where the RMSE is minimised. The 1/e width of the curve is measured to be 12 nm, and this is used as a systematic error in determining *t~dev~*.](boe-8-6-2924-g002){#g002}

2.4. Measurement of the thermal oxide thickness {#sec2-4}
-----------------------------------------------

Determining the thickness of the thermally-grown silicon oxide films was difficult due to the low oxide thicknesses studied here. This, combined with the low refractive index of silica, meant reflectometry measurements were not reliable. Therefore, we employed ellipsometry to measure the oxide thickness.

3. Results {#sec3}
==========

3.1. Analysis of SOI etching by cell media {#sec3-1}
------------------------------------------

[Figures 3(a) and 3(b)](#g003){ref-type="fig"} show *t~dev~* versus time spent in the two different media. In both cases, the thickness linearly decreases with time, for a duration of up to 4 days. Strikingly, after 96 hours, as much as ∼ 85% of the device layer has been etched away. The slopes of fitted straight lines are used to deduce etching rates of 2.1 nm/hour and 1.9 nm/hour for media A and B, respectively.

![*t~dev~* (remaining device layer thickness) against time in (a) media A (DMEM) and (b) media B (RPMI 1640). The slopes of the fitted straight lines (orange) provide the etching rates.](boe-8-6-2924-g003){#g003}

3.2. Prevention of SOI etching with a thin thermal oxide layer {#sec3-2}
--------------------------------------------------------------

Next, we present a method for preventing the etching of SOI by CCM by passivating the top surface with a thermally-grown oxide film. To study the role of oxide thickness, 12 samples were oxidised at a range of temperatures from 570°C to 900°C in increments of 30°C. Following oxidation, *t~dev~* (the remaining device layer thickness) was measured for each sample after spending 0, 24, 48, 72 and 96 hours in both types of media. [Figure 4](#g004){ref-type="fig"} shows the resulting measurements, where the error bars are the 12 nm systematic error discussed above, plus the standard deviation of multiple measurements at different locations on each sample (to take into account uneven etching). Furthermore, the approximate oxide thickness resulting from oxidation at these temperatures is shown along the upper horizontal axes. These values have been determined from an oxide growth model and ellipsometry data, as discussed later in this paper.

![*t~dev~* (remaining device layer thickness) against thermal oxidation temperature for different times spent in (a) media A (DMEM) and (b) media B (RPMI 1640). Shown along the top x-axis is the approximate oxide thickness.](boe-8-6-2924-g004){#g004}

It is evident that there is only a minimal change after 24 hours (orange curves), for both media types. After this, however, the samples with the thinnest oxide film (i.e. lower oxidation temperature) began to be etched. As the time spent in the media increases, a thicker oxide layer is required to protect the SOI, and after 94 hours, only those samples oxidised at 840°C and above remain at full thickness. The etching action is similar, but slightly slower, for medium B, consistent with the slightly lower etch rate found in [fig. 3](#g003){ref-type="fig"}. Both graphs show a gradual transition between etching and protection, depending on the oxide thickness (oxidation temperature). Using the data from [Fig. 4](#g004){ref-type="fig"}, the average etch rates over 96 hours are calculated for each oxidation temperature, and this is shown in [Fig. 5](#g005){ref-type="fig"}. It is clearly seen that the oxidation reduces the etching rate to zero for both types of media.

![Device layer etching rate over 96 hours, against thermal oxidation temperature for SOI in (a) media A (DMEM) and (b) media B (RPMI 1640). Shown along the top x-axis is the approximate oxide thickness. This data is obtained from that shown in [Fig. 4](#g004){ref-type="fig"}, and the red lines are smoothed versions of the data.](boe-8-6-2924-g005){#g005}

3.3. Estimation of the thermal oxide film thickness {#sec3-3}
---------------------------------------------------

Having proven that thermal oxidation is a viable method to prevent SOI from being etched in CCM, it is important to consider the thickness of the resulting thermal oxide layer as this will impact on the optical properties of a photonic device made from the oxidised silicon. We note that the oxide layer may even be beneficial for the photonic performance, as thermal oxidation of SOI waveguides has been shown to reduce surface roughness and related propagation losses \[[@r14]\]. We estimate that the oxide films required for complete passivation (\>840°C) are only thin (\<10 nm), according to the Massoud model of thermal oxide growth \[[@r15], [@r16]\]. The relatively low oxidation temperature, dry oxidising atmosphere, and short oxidation time of just 10 minutes substantiate this. Furthermore, we observe no apparent difference between the reflected colour of the various SOI samples after oxidation, which is a surprisingly sensitive way to estimate SOI oxide thickness \[[@r17]\]. We employed ellipsometry to determine the oxide thickness for various samples oxidised at different temperatures. Because the oxide thickness is so low, it was difficult to make accurate measurements, so additional SOI samples were oxidised at even higher temperatures than used for the etching measurements. The resulting thicker oxide films can be measured more reliably (see [fig. 6](#g006){ref-type="fig"}), and the thickness can then be extrapolated down using the well-known exponential relationship \[[@r16],[@r18]\]. Our results suggest that the minimum oxide layer thickness required to protect SOI for 96h in media A is approximately 4 nm, achieved with an oxidation temperature of 840°C.

![Ellipsometry measurements of oxide films on SOI (blue dots). An exponential curve (blue line) is fitted to this data and used to estimate the thicknesses of the oxide films at lower temperatures, as used in the CCM etching experiments (red stars). The green diamonds show data obtained from \[[@r16]\], which uses the Massoud model of oxide growth, while the green dashed line is an exponential fit. We note the difference at higher temperatures may be due to a small error in furnace operation temperature of 20--30 °C.](boe-8-6-2924-g006){#g006}

3.4. Reducing the etching rate of SOI using buffered CCM {#sec3-4}
--------------------------------------------------------

Next, we present a method for significantly reducing the etching rate of SOI in CCM by including an additional pH buffering agent in the medium. It is common to use an additional buffer when the culture is to be removed from an elevated CO~2~ atmosphere for a prolonged period, for example during time-lapse imaging. HEPES (4-(2-hydroxyethyl)-1-piperazineethanesulfonic acid) is often used in this case, and it is known that it supplements the pH buffering provided by the standard bicarbonate system in the pH range 7.2--7.6 \[[@r19]\]. HEPES is an organic compound that does not require an elevated CO~2~ atmosphere to maintain the correct pH of the CCM. Here, we use HEPES-buffered DMEM (Thermo Fisher Scientific, 21063029). [Figure 7(a)](#g007){ref-type="fig"} shows the measurements of *t~dev~* for each sample after spending 0, 24, 48, 72 and 96 hours in the buffered CCM. Included are points from samples that received no thermal oxidation. For all oxidised samples, the etching rate is 0.1 nm/hour or slower: significantly lower than for non-buffered CCM. Even non-oxidised SOI is etched quite slowly in the buffered CCM (∼ 0.37 nm/hour).

![(a) *t~dev~* (remaining device layer thickness) against thermal oxidation temperature for different times spent in buffered CCM. Shown along the top x-axis is the approximate oxide thickness. Note the significantly reduced etching compared to non-buffered CCM in [fig. 4](#g004){ref-type="fig"}, evident from the re-scaled y-axis. (b) Device layer etching rate against thermal oxidation temperature for SOI in buffered CCM. The dashed sections of these curves join to the data points from samples that received no oxidation treatment, for comparison. Error bars are omitted from (a) to more clearly show the data; indeed, the etching by buffered CCM is almost as low as the uncertainty in thickness measurement.](boe-8-6-2924-g007){#g007}

4. Discussion and conclusions {#sec4}
=============================

It is well known that crystalline silicon is chemically etched by alkaline solutions, and this is often used in silicon processing to etch away silicon. Common wet etchants of silicon are hydroxide solutions, namely potassium hydroxide (KOH) and tetramethylammonium hydroxide (TMAH), typically used at pH \>12. We suggest that the etching of SOI by CCM, as reported here, is also caused by the slight alkalinity of the solution (nominal CCM pH is 7.4 for mammalian cells). In particular, there is a high concentration of sodium bicarbonate in DMEM (3.7 g/L), and this has been reported to etch crystalline silicon on its own \[[@r20]\]. In basic solutions, hydroxide ions (OH^−^) initiate the hydrolysis reaction: $\left. \mathit{Si} + 2\mathit{OH}^{-} + 2H_{2}O\rightarrow\mathit{SiO}_{2}\left( \mathit{OH} \right)_{2}^{2 -} + 2H_{2} \right.$ \[[@r21]\]. The significant reduction in etch rate observed when using the HEPES-buffered CCM may be due to the superior control of the pH of the solution over extended periods of time, where it is prevented from becoming too alkaline.

Our result, while somewhat surprising, is not altogether unexpected. Silicon nanomembranes have previously been studied as biocompatible electronic systems that can dissolve after a prescribed time, e.g. for implantable medical devices \[[@r22], [@r23]\] and transient electronics \[[@r24]\]. In \[[@r22]\], the dissolution of the silicon occurred at a rate of 4.5 nm/day in PBS at pH 7.4 at 37 °C. This etch rate is substantially slower than the one we observe for non-oxidised silicon (∼ 50 nm/day, [fig. 3](#g003){ref-type="fig"}), which suggests that the (many) other ingredients present in the CCM may contribute to the etch rate. Although the duration of our experiments (4 days) is representative of completing many cell-based assays, the question of long-term durability remains. This is particularly applicable to sensor chips that can be re-used for multiple experiments, and as such, further studies into the stability of oxide-passivated silicon over longer periods of time would be beneficial. Cell viability and cell adhesion on crystalline silicon and silicon carbide (SiC) surfaces has been investigated, and it was found that SiC provides a more biocompatible substrate for cell culture than silicon \[[@r25]\]. Silicon nitride has also been reported as an effective silicon passivation material \[[@r9],[@r26]\], and has been used as a surface on which to culture cells \[[@r27],[@r28]\].

We have analysed the stability of SOI in two different types of cell culture media by measuring the thickness of the device layer using reflectometry. After 96 hours incubation, up to 85% of the device layer has been etched away. By thermally oxidising the SOI at temperatures above 840°C, a thin (\<10 nm) oxide layer is grown, which prevents etching. Furthermore, we show that by adding an additional pH buffering compound to the CCM, the etch rate can be greatly reduced.
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